A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter
نویسندگان
چکیده
منابع مشابه
A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter
A simple on-chip automatic frequency tuning circuit is proposed. The tuning circuit is modified from voltage-controlled filter (VCF) frequency tuning circuit. We utilize an operational transconductance amplifier and a capacitor to from a single-time constant (STC) circuit which can produce a controllable delay time clock to tune the frequency of the filter. It can efficiently reduce the deviati...
متن کاملA 10 . 7 - MHz 68 - dB SNR CMOS Continuous - Time Filter with On - Chip Automatic Tuning
A maximally flat 10.7-MHz fourth-order bandpass filter with on-chip automatic tuning system is presented. The signal-to-in-band integrated noise ratio (SNR) of the automatically tuned filter is around 68 dB. The third intermodulation distortion (IM3) is lower than -40 dB for a two-tone input signal of 3.2 V peak to peak (Vp,,). The complete system operates with supply voltages of f2.5 V. The po...
متن کاملAn On-Chip Automatic Tuning Circuit using Integration Level Approximation
On-chip automatic tuning circuit with proposed integration level approximation technique, designed in a 0.65m 3.3V CMOS process for tuning of the variation passive component. To verify tunning efficiency of proposed circuit, three types of 2nd-order biquad RC active filters were used. The cut-off frequency (fc) error of filter with proposed tuning circuit can be reduced by new algorithm that co...
متن کاملDesign of a 15-MHz CMOS continuous-time filter with on-chip tuning
A fifth-order CMOS continuous-time Bessel filter with a tunable 6to IS-MHZ cutoff frequency is described. This fully balanced transconductance-capacitor (G~ – C) leapfrog filter achieves a dynamic range of 55 dB while dissipating 96 mW in a 5-V 0.9-pm CMOS process. The on-chip master–slave tuning system uses a voltage-controlled oscillator (VCO).
متن کاملA clock-tuning circuit for system-on-chip
In SoC design, multiple buffered clock distribution networks are typically used to drive the large clock loads of the different clock domains. Chip design involves a clock alignment step, which equalizes the delay from the clock source to each and every flop. Accurate clock alignment is important, because unwanted differences or uncertainties in clock network delays may degrade performance or c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Communications, Network and System Sciences
سال: 2010
ISSN: 1913-3715,1913-3723
DOI: 10.4236/ijcns.2010.31009